Jun 27 2011 | 5:05pm ETOriginal publication date: Mar 01, 2011
This paper presents a Hardware Accelerated FIX Order Cancel System. The open source FIX Engine, QuickFIX is accelerated using Field Programmable Gate Array (FPGA) technology. The acceleration is performed by an FPGA based network card which is optimized for QuickFIX. FIX 4.2 Order Cancel messages are generated entirely inside the FPGA. The latency from the Order Cancel trigger to when the first byte is on the wire is 314 nanoseconds. The latency from the Order Cancel trigger to when the first FIX Order Cancel message is entirely on the wire is 1,874 nanoseconds.
Mar 10 2014 | 11:33am ET
A huge thank you to all of the people who helped make last Thursday’s HFC NY Open Your Heart to the Children Benefit such a success. The charity gala raised nearly $2 million to prevent and treat child abuse in New York, New Jersey and Connecticut. Read more…